Title | | Check model for known block upgrade issues |
TitleID | | mathworks.design.Update |
|
Title | | Identify unconnected lines, input ports, and output ports |
TitleID | | mathworks.design.UnconnectedLinesPorts |
|
Title | | Check root model Inport block specifications |
TitleID | | mathworks.design.RootInportSpec |
|
Title | | Check optimization settings |
TitleID | | mathworks.design.OptimizationSettings |
|
Title | | Check for parameter tunability information ignored for referenced models |
TitleID | | mathworks.design.ParamTunabilityIgnored |
|
Title | | Check for implicit signal resolution |
TitleID | | mathworks.design.ImplicitSignalResolution |
|
Title | | Check for optimal bus virtuality |
TitleID | | mathworks.design.OptBusVirtuality |
|
Title | | Check for calls to slDataTypeAndScale() |
TitleID | | mathworks.design.CallslDataTypeAndScale |
|
Title | | Check for Discrete-Time Integrator blocks with initial condition uncertainty |
TitleID | | mathworks.design.DiscreteTimeIntegratorInitCondition |
|
Title | | Identify disabled library links |
TitleID | | mathworks.design.DisabledLibLinks |
|
Title | | Identify parameterized library links |
TitleID | | mathworks.design.ParameterizedLibLinks |
|
Title | | Identify unresolved library links |
TitleID | | mathworks.design.UnresolvedLibLinks |
|
Title | | Identify model reference variants and variant subsystems that override variant choice |
TitleID | | mathworks.design.VariantOverride |
|
Title | | Identify configurable subsystem blocks for converting to variant subsystem blocks |
TitleID | | mathworks.design.CSStoVSSConvert |
|
Title | | Check usage of function-call connections |
TitleID | | mathworks.design.CheckForProperFcnCallUsage |
|
Title | | Check signal logging save format |
TitleID | | mathworks.design.SigLogSaveFormat |
|
Title | | Check and update masked blocks in library to use promoted parameters |
TitleID | | mathworks.design.CheckAndUpdateOldMaskedBuiltinBlocks |
|
Title | | Check and update mask image display commands with unnecessary imread() function calls |
TitleID | | mathworks.design.CheckMaskDisplayImageFormat |
|
Title | | Check rapid accelerator signal logging |
TitleID | | mathworks.design.CheckRapidAcceleratorSignalLogging |
|
Title | | Check get_param calls for block CompiledSampleTime |
TitleID | | mathworks.design.CallsGetParamCompiledSampleTime |
|
Title | | Check and update model to use toolchain approach to build generated code |
TitleID | | mathworks.codegen.toolchainInfoUpgradeAdvisor.check |
|
Title | | Runtime diagnostics for S-functions |
TitleID | | mathworks.design.DiagnosticSFcn |
|
Title | | Check if Read/Write diagnostics are enabled for Data Store blocks |
TitleID | | mathworks.design.DiagnosticDataStoreBlk |
|
Title | | Check Data Store Memory blocks for multitasking, strong typing, and shadowing issues |
TitleID | | mathworks.design.DataStoreMemoryBlkIssue |
|
Title | | Check that the model is saved in SLX format |
TitleID | | mathworks.design.UseSLXFile |
|
Title | | Check model for foreign characters |
TitleID | | mathworks.design.characterEncoding |
|
Title | | Check Model History properties |
TitleID | | mathworks.design.SLXModelProperties |
|
Title | | Identify masked blocks that specify tabs in mask dialog using MaskTabNames parameter. |
TitleID | | mathworks.design.CheckAndUpdateOldMaskTabnames |
|
Title | | Create baseline to measure the performance. The baseline contains the time to run the simulation and the simulation results (signals logged). To create a baseline, configure the model to log states in the workspace and save the signals in 'Structure with time' format. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.CreateBaseline |
|
Title | | Some diagnostics, such as 'Solver data inconsistency', incur run-time overhead during simulation. To improve simulation speed, disable these diagnostics if they are not necessary. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.IdentifyExpensiveDiagnostics |
|
Title | | Some optimizations, such as 'Block reduction', may be disabled. To improve simulation speed, enable these optimization settings. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.IdentifyApplicableOptimizations |
|
Title | | Improperly configured lookup table blocks can affect the simulation speed of a model. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.InefficientLookupTableBlocks |
|
Title | | Analyze System object code of MATLAB System block for code generation capability. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.DetectIntSysObjBlocks |
|
Title | | Avoid using Interpreted MATLAB Function blocks. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.DetectIntMATLABFcnBlocks |
|
Title | | Disabling debugging on MATLAB Function blocks can improve simulation speed. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.CheckMATLABFcnBlockDebugStatus |
|
Title | | Disabling debugging on Stateflow blocks can improve simulation speed. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.CheckStateflowDebugStatus |
|
Title | | Disabling simulation target settings, such as 'Echo expression without semicolons', can improve simulation speed. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.CheckSimTargetEchoStatus |
|
Title | | Check if model reference rebuild setting is set to the proper value |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.CheckModelRefRebuildSetting |
|
Title | | Open the Upgrade Advisor |
TitleID | | com.mathworks.Simulink.UpgradeAdvisor.MAEntryPoint |
|
Title | | Upgrade models in a hierarchy |
TitleID | | com.mathworks.Simulink.UpgradeAdvisor.UpgradeModelHierarchy |
|
Title | | Check for non-continuous signals driving derivative ports |
TitleID | | mathworks.design.NonContSigDerivPort |
|
Title | | Check if model with referenced models can be built in parallel with optimal settings. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.CheckModelRefParallelBuild |
|
Title | | Use circular buffer to improve simulation speed for Delay blocks with large states. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.CheckDelayBlockCircularBufferSetting |
|
Title | | The selection of an explicit or implicit solver depends on the approximation of the model stiffness at the beginning of the simulation. If the model represents a stiff system, use the ode15s solver. Otherwise, use the ode45 solver. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.SolverTypeSelection |
|
Title | | Changing simulation mode can improve simulation speed. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.CheckSimulationModesComparison |
|
Title | | Running with compiler optimizations turned on can improve simulation speed. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.CheckSimulationCompilerOptimization |
|
Title | | Validate the overall performance improvement in your model using this check. If performance is worse than baseline, Performance Advisor discards all changes and loads the original model. |
TitleID | | com.mathworks.Simulink.PerformanceAdvisor.FinalValidation |
|
Title | | Check model for known block upgrade issues requiring compile time information |
TitleID | | mathworks.design.UpdateRequireCompile |
|
Title | | Check for partial structure parameter usage with bus signals |
TitleID | | mathworks.design.PartialBusParams |
|
Title | | Check bus usage |
TitleID | | mathworks.design.MuxBlkAsBusCreator |
|
Title | | Check for potentially delayed function-call block return values |
TitleID | | mathworks.design.DelayedFcnCallSubsys |
|
Title | | Identify block output signals with continuous sample time and non-floating point data type |
TitleID | | mathworks.design.OutputSignalSampleTime |
|
Title | | Check usage of Merge blocks |
TitleID | | mathworks.design.MergeBlkUsage |
|
Title | | Check consistency of initialization parameters for Outport and Merge blocks |
TitleID | | mathworks.design.InitParamOutportMergeBlk |
|
Title | | Check data store block sample times for modeling errors |
TitleID | | mathworks.design.DataStoreBlkSampleTime |
|
Title | | Check for potential ordering issues involving data store access |
TitleID | | mathworks.design.OrderingDataStoreAccess |
|
Title | | Check for Mux blocks used to create bus signals |
TitleID | | mathworks.design.CheckMuxUsedAsBusCreatorUpgrade |
|
Title | | Check for root outports with constant sample time |
TitleID | | mathworks.design.CheckConstRootOutportWithInterfaceUpgrade |
|
Title | | Identify questionable operations for strict single-precision design |
TitleID | | mathworks.design.StowawayDoubles |
|
| |
Task Name | | Simulation Accuracy |
|
Task Name | | Simulation Runtime Accuracy Diagnostics |
|
Task Name | | Managing Data Store Memory Blocks |
|
Task Name | | Simulink Model File Integrity |
|
Task Name | | Modeling Signals and Parameters using Buses |
|
Task Name | | Code Generation Efficiency |
|
Task Name | | Modeling Single-Precision Systems |
|
Task Name | | Simulink |
|
Task Name | | Library Links |
|
Task Name | | Model Referencing |
|
Task Name | | Modeling Standards for DO-178C/DO-331 |
|
Task Name | | Model Referencing |
|
Task Name | | Managing Library Links And Variants |
|
Task Name | | Upgrading to the Current Simulink Version |
|